A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors

Chun Won Byun; Yeo Myeong Kim; Byung Chang Yu; Jong Heon Yang; Chi Sun Hwang; So Jung Kim; Seung Hyuck Lee; Seung Woo Lee; Nam Sung Cho; Jeong Ik Lee; Sung Min Yoon

doi:10.1002/SDTP.12455

A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors

Chun Won Byun, Yeo Myeong Kim, Byung Chang Yu, Jong Heon Yang, Chi Sun Hwang, So Jung Kim, Seung Hyuck Lee, Seung Woo Lee, Nam Sung Cho, Jeong Ik Lee, Sung Min Yoon

Research output: Contribution to journal › Conference article › peer-review

Abstract

We propose the design concept for dramatically reducing the power consumption of integrated circuit using TFTs, which is named as Read-out Modulation (RoM). In the RoM scheme, the read-out voltages applied to the charge-trap memory TFTs are intentionally modulated to replace the clocks of shift registers to minimize the clocking power consumption. The test circuit is fabricated and the proposed RoM is successfully verified with the frequency characteristics.

Original language	English
Pages (from-to)	528-531
Number of pages	4
Journal	Digest of Technical Papers - SID International Symposium
Volume	49
Issue number	1
DOIs	https://doi.org/10.1002/SDTP.12455
Publication status	Published - 2018
Event	SID Symposium, Seminar, and Exhibition 2018, Display Week 2018 - Los Angeles, United States Duration: 20 May 2018 → 25 May 2018

Bibliographical note

Publisher Copyright:
© 2018 SID.

Keywords

Driving circuit
Integration
Low-power
MTFTs

Access to Document

10.1002/SDTP.12455

Cite this

Byun, C. W., Kim, Y. M., Yu, B. C., Yang, J. H., Hwang, C. S., Kim, S. J., Lee, S. H., Lee, S. W., Cho, N. S., Lee, J. I., & Yoon, S. M. (2018). A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors. Digest of Technical Papers - SID International Symposium, 49(1), 528-531. https://doi.org/10.1002/SDTP.12455

@article{4864cddb46ea4c21bd5e6d0e92c34f1c,

title = "A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors",

abstract = "We propose the design concept for dramatically reducing the power consumption of integrated circuit using TFTs, which is named as Read-out Modulation (RoM). In the RoM scheme, the read-out voltages applied to the charge-trap memory TFTs are intentionally modulated to replace the clocks of shift registers to minimize the clocking power consumption. The test circuit is fabricated and the proposed RoM is successfully verified with the frequency characteristics.",

keywords = "Driving circuit, Integration, Low-power, MTFTs",

author = "Byun, {Chun Won} and Kim, {Yeo Myeong} and Yu, {Byung Chang} and Yang, {Jong Heon} and Hwang, {Chi Sun} and Kim, {So Jung} and Lee, {Seung Hyuck} and Lee, {Seung Woo} and Cho, {Nam Sung} and Lee, {Jeong Ik} and Yoon, {Sung Min}",

note = "Publisher Copyright: {\textcopyright} 2018 SID.; SID Symposium, Seminar, and Exhibition 2018, Display Week 2018 ; Conference date: 20-05-2018 Through 25-05-2018",

year = "2018",

doi = "10.1002/SDTP.12455",

language = "English",

volume = "49",

pages = "528--531",

journal = "Digest of Technical Papers - SID International Symposium",

issn = "0097-966X",

publisher = "John Wiley and Sons Inc.",

number = "1",

}

TY - JOUR

T1 - A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors

AU - Byun, Chun Won

AU - Kim, Yeo Myeong

AU - Yu, Byung Chang

AU - Yang, Jong Heon

AU - Hwang, Chi Sun

AU - Kim, So Jung

AU - Lee, Seung Hyuck

AU - Lee, Seung Woo

AU - Cho, Nam Sung

AU - Lee, Jeong Ik

AU - Yoon, Sung Min

PY - 2018

Y1 - 2018

N2 - We propose the design concept for dramatically reducing the power consumption of integrated circuit using TFTs, which is named as Read-out Modulation (RoM). In the RoM scheme, the read-out voltages applied to the charge-trap memory TFTs are intentionally modulated to replace the clocks of shift registers to minimize the clocking power consumption. The test circuit is fabricated and the proposed RoM is successfully verified with the frequency characteristics.

AB - We propose the design concept for dramatically reducing the power consumption of integrated circuit using TFTs, which is named as Read-out Modulation (RoM). In the RoM scheme, the read-out voltages applied to the charge-trap memory TFTs are intentionally modulated to replace the clocks of shift registers to minimize the clocking power consumption. The test circuit is fabricated and the proposed RoM is successfully verified with the frequency characteristics.

KW - Driving circuit

KW - Integration

KW - Low-power

KW - MTFTs

UR - http://www.scopus.com/inward/record.url?scp=85138771304&partnerID=8YFLogxK

U2 - 10.1002/SDTP.12455

DO - 10.1002/SDTP.12455

M3 - Conference article

AN - SCOPUS:85138771304

SN - 0097-966X

VL - 49

SP - 528

EP - 531

JO - Digest of Technical Papers - SID International Symposium

JF - Digest of Technical Papers - SID International Symposium

IS - 1

T2 - SID Symposium, Seminar, and Exhibition 2018, Display Week 2018

Y2 - 20 May 2018 through 25 May 2018

ER -

A Promising Strategy of Low-Power Circuit Design for Integrated Display Driver Using Charge-Trap Memory and Oxide Thin Film Transistors

Abstract

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this