Skip to main navigation Skip to search Skip to main content

An offset cancellation bit-line sensing scheme for low-voltage DRAM applications

  • Sang Hoon Hong
  • , Si Hong Kim
  • , Se Jun Kim
  • , Jae Kyung Wee
  • , Jin Yong Chung

Research output: Contribution to journalConference articlepeer-review

4 Citations (Scopus)

Abstract

Offset-cancellation provides low-voltage DRAM operation. The offset cancelling bit-line sense amplifers are pitch-matched to the conventional 0.16 μm DRAM cell array without process modifications. Results indicate better refresh characteristics than conventional bit-line sense amplifiers even at 1.5 V.

Original languageEnglish
Pages (from-to)116-117+427
JournalDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Issue numberSUPPL.
Publication statusPublished - 2002
Event2002 IEEE International Solid-State Circuits Conference - San Francisco, CA, United States
Duration: 3 Feb 20027 Feb 2002

Fingerprint

Dive into the research topics of 'An offset cancellation bit-line sensing scheme for low-voltage DRAM applications'. Together they form a unique fingerprint.

Cite this