Fault-Tolerant Architecture for Reliable Integrated Gate Drivers

Jongbin Kim, Hoon Ju Chung, Seung Woo Lee

Research output: Contribution to journalArticlepeer-review

Abstract

This paper proposes fault-Tolerant (FT) architecture for integrated gate drivers. It can automatically detect faults in the gate driver caused by external physical stress and then immediately repair them as well. As a result, it can contribute to highly reliable display products. The proposed architecture uses redundant circuit structure with fault detection circuit. The detailed algorithm for the proposed method is presented in this paper. Simulation and measurement results verify that the proposed circuit and its driving algorithm operates successfully. Finally, the display system architecture is also suggested for realization of our FT method.

Original languageEnglish
Article number8847409
Pages (from-to)1038-1046
Number of pages9
JournalIEEE Journal of the Electron Devices Society
Volume7
DOIs
Publication statusPublished - 2019

Bibliographical note

Publisher Copyright:
© 2013 IEEE.

Keywords

  • Fault tolerance
  • flexible displays
  • integrated gate drivers

Fingerprint

Dive into the research topics of 'Fault-Tolerant Architecture for Reliable Integrated Gate Drivers'. Together they form a unique fingerprint.

Cite this